**The George Washington University**

School of Engineering & Applied Science

Electrical & Computer Engineering Department

**Instructor:** Prof. Louri **Semester:** Fall 2022

**Course:** [Computer Architecture & Design ECE 6005](https://blackboard.gwu.edu/webapps/blackboard/execute/courseMain?course_id=_371195_1) / [ECE 4535](https://blackboard.gwu.edu/webapps/blackboard/execute/courseMain?course_id=_371546_1)

**Lab Assignment 2**

# Due Date: October 12

# Problem 1 (60)


Each question has its shell script named by its number.

1. According to the simulation result 1-a.txt, we could see that we can decrease the miss rate by using larger block size cache, but if the block size goes too big the miss rate will go up again, which happened because small block size has high miss rate, while bigger block size has lower miss rate yet bigger miss penalty at the same time.

Graphical user interface, application

Description automatically generated

1. According to the simulation result 1-b.txt, the miss rate will decrease with the set number of associativity.



1. According to the simulation result 1-c.txt, the miss rate gets the smallest when the replacement policy is LRU.
2. According to the simulation result 1-d.txt, the miss rate of instruction cache and data cache are dependent on applications. In average, the unified cache can get good performance.
3. According to the simulation result 1-e.txt, the miss rate will not be changed by write policy, and take cc1.din for example, the AMAT is .
4. I couldn’t find detailed cache information of any CPU product. So I can only do simulations. According to the simulation result 1-f.txt, the results of optimal cache setup and miss rate is as follows:


Text

Description automatically generated

# Problem 2 (40)

1. According to the data sheet, the STM32H7 family have 16KB of L1 data cache and 16KB of instruction cache.
2. **A system with a 256K-byte unified cache:**

Test command:




Test result:



Cache schematic:

**A system with a 64K-byte L1 cache and a 192K-byte L2 cache**:

Test command (since the cache size has to be power of 2, so I’m using 256kb here):




Test result:



Cache schematic:

**A system with a 32K-byte L1 instruction cache and a 32K-byte L1 instruction cache and 192K-byte L2 data cache** (since the cache size has to be power of 2, so I’m using 256kb here):

Test command:



Test Result:



Cache schematic:

From the test result we could see that the miss rate of L1 cache won’t be changed by following L2 or L3 cache, that is because the aspect that multilevel cache can improve is the miss penalty, but we can only see the miss rate from the result.